This book introduces a novel framework for accurately modeling the errors in nanoscale CMOS technology and developing a smooth tool flow at high-level design abstractions to estimate and mitigate the effects of errors. The book presents novel techniques for high-level fault simulation and reliability estimation as well as architecture-level and system-level fault tolerant designs. It also presents a survey of state-of-the-art problems and solutions, offering insights into reliability issues in digital design and their cross-layer countermeasures.
Explore High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip by Wang Zheng & Anupam Chattopadhyay on eBooksStore by Arnlweb. Discover book details, reader ratings, reviews, release information, genres, and related digital books available through the iTunes Store.
This book is part of our growing collection of bestselling eBooks, popular digital reading materials, and trending author releases. Readers can explore similar books, discover new authors, and browse related genres including fiction, romance, mystery, fantasy, business, self-help, educational books, and more.
Our platform helps readers discover highly rated digital books optimized for smartphones, tablets, laptops, and desktop devices. Browse fast-loading book pages, reader reviews, and popular recommendations from bestselling authors worldwide.